This article has multiple issues. Please help or discuss these issues on the talk page. (Learn how and when to remove these template messages)
This article needs additional citations for verification. Please help by adding citations to reliable sources. Unsourced material may be challenged and removed. Find sources: – ···scholar·JSTOR(April 2018) (Learn how and when to remove this template message)
The topic of this article may not meet Wikipedia's general notability guideline. Please help to demonstrate the notability of the topic by citing reliable secondary sources that are independent of the topic and provide significant coverage of it beyond a mere trivial mention. If notability cannot be shown, the article is likely to be merged, redirected, or deleted. Find sources: – ···scholar·JSTOR(April 2018) (Learn how and when to remove this template message)
This article may be too technical for most readers to understand. Please to make it understandable to non-experts, without removing the technical details.(April 2018) (Learn how and when to remove this template message)
The lead section of this article may need to be rewritten. Use the lead layout guide to ensure the section follows Wikipedia's norms and is inclusive of all essential details.(April 2018) (Learn how and when to remove this template message)
(Learn how and when to remove this template message)
The cache coherent interconnect for accelerators (CCIX) protocol is the result of an effort of a joint group of computer, hardware and software component vendors: AMD, ARM, Huawei, Mellanox Technologies, Qualcomm and Xilinx.[1]
Quotes from the homepage:
The mission of the CCIX Consortium is to develop and promote adoption of an industry standard specification to enable coherent interconnect technologies between general-purpose processors and acceleration devices for efficient heterogeneous computing.
The CCIX standard is available to member companies with initial products expected in 2017.
Current Status[]
As of 2021, the future of CCIX as widely used interface to attach accelerators to servers in a cache-coherent fashion is doubtful. Many of the original members of the CCIX Consortium have instead opted to support the competing CXL standard, originally developed by Intel but then opened up, for the same purpose. This has led to processors originally announced with CCIX support, such as the AMDEpyc 7002, never actually shipping with that feature enabled. On the side of servers with ARM processors that also list CCIX in their specifications, such as the TaiShan 200 series from Huawei, many do not support the use of CCIX in practice, as it has not been fully validated.