MCST-R2000

From Wikipedia, the free encyclopedia
MCST R2000
General information
Launched2018; 4 years ago (2018)
Designed byMCST
Common manufacturer(s)
Performance
Max. CPU clock rateGHz
Architecture and classification
Instruction setSPARC V9
Physical specifications
Cores
  • 8
History
PredecessorMCST-R1000

The MCST R2000 (Russian: МЦСТ R2000) is a 64-bit microprocessor developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC.[1][2]

MCST R2000 Highlights[]

  • implements the SPARC V9 instruction set architecture (ISA)
  • octa-core
  • core specifications:
    • out-of-order, dual-issue superscalar[3]
      • two integer units
      • one floating-point unit
  • integrated memory controller
  • integrated ccNUMA controller
  • 2 GHz clock rate
  • ~500 million transistors

References[]

  1. ^ "Создатели "Эльбрусов" выпускают процессор альтернативной архитектуры впервые за семь лет". CNews.ru. Retrieved 2019-07-13.
  2. ^ "Показан новый российский 8-ядерный 28-нм процессор МЦСТ R-2000". Техносфера Россия (in Russian). 2018-04-17. Retrieved 2019-07-13.
  3. ^ Разработка генератора тестов для верификации механизма «байпас» в конвейере микропроцессора МЦСТ R2000 (PDF) (in Russian), MCST, retrieved 2019-07-13
Retrieved from ""