RH-32
 | This article relies largely or entirely on a single source. (May 2015) |
The RH-32 was a radiation-hardened 32-bit MIPS R3000 based microprocessor chipset developed by the USAF Rome Laboratories[1] for the Ballistic Missile Defense Agency, and produced by Honeywell (later, TRW) for Aerospace applications. It achieves a throughput of 20 MIPS. It was a three-chip set, consisting of Central Processing Unit, Floating Point Unit, and Cache Memory.
References[]
- ^ Schechter, Joanne. "Will commercial strategy deliver cost, time savings? (military microprocessors)(includes related article on SGS-Thomson's new transputers)." EDN. Canon Communications L.L.C. 1991. Retrieved August 13, 2012 from HighBeam Research (subscription required): http://www.highbeam.com/doc/1G1-11230801.html
 | This computing article is a stub. You can help Wikipedia by . |
Categories:
- Honeywell
- 32-bit microprocessors
- MIPS implementations
- Radiation-hardened microprocessors
- Computing stubs